CMOS RF ICs continue their transition from academic curiosities to practical devices. Recent milestones at the device-and building block-level include: Noise figures for single-ended LNAs of -ldB in the low-GHz range; fully integrated oscillators with phase noise compliant with GSM specifications at under lOmW power consumption; 5GHz injection-locked frequency dividers with sub-mW power consumption and large (-30%) 
Introduction
Two important scaling trends are making CMOS increasingly attractive for RF applications. One is the well known dramatic shrinkage of feature size, so that transistors in the 0.18gm generation of digital CMOS presently ramping into large-volume production have peak fT values in excess of 55GHz (and still higherf,'a), in keeping with the trend of doubling every three years that has prevailed for over two decades. Less widely appreciated, but arguably as important, is the reverse scaling of interconnect. More, and thicker, layers of wiring are continually available, enabling the realization of high-quality passive components so critical for RF circuits. These two trends have driven rapid progress, so that building blocks with laughably inferior characteristics just a few years ago have evolved into today's highly integrated receivers with performance competitive with those built in more traditional, "superior" RF technologies. The tremendous investment in keeping CMOS conformant with Moore's law assures continued improvements in performance for at least several more generations. Supplementing those developments are an appreciation for induced broadband gate noise, which leads to a definite optimum width for LNA devices; a new theory of oscillator phase noise, which has identified the key role played by symmetry in controlling upconversion of the huge 1/f noise of MOSFETs; simple, accurate analytical formulas for spiral inductors that greatly facilitate design and optimizations; and a renewed appreciation of injection locking as a lowpower, high-frequency circuit technique.
Because of their importance, we begin with a brief survey of some relevant scaling, trends and their effects on the performance of both transistors and passive components. We continue with an examination of passive components (inductors and capacitors) and key building blocks (LNA, mixer, oscillator/synthesizer), followed by a discussion of some of the recent theoretical developments that have enabled designers to squeeze additional performance out of CMOS. We conclude with an examination of two system-level implementations ( [2] . In addition, a 0.85dB NF has been measured in a 0.5gm transistor at IGHz on 15mW of power [3] . Again, continued scaling will improve these numbers further.
RF designers understand well that passive elements are as important as active ones for wireless applications, and CMOS, with its digital heritage, has never been preoccupied with providing good passives. By fortunate happenstance, however, the evolution of CMOS has nonetheless progressed along a trajectory that serves RF imperatives reasonably well. One important example is the "reverse scaling" of interconnect. With the widespread adoption of multilevel interconnect (enabled by the perfection of CMP planarization) have come opportunities for making better passive components. The current state of the art process offers five or six levels of metal, increasing at the rate of approximately 0.75 levels per generation. At the same time, the additional levels of metal and intermetal dielectrics grow in thickness. As a rough rule of thumb, each new level adds an average of 1.5gm to the distance to the substrate, with a trend toward increased thickness as one goes up. Top metals are often in the range of 2gm thick, compared to a third of this value that is typical for the lowest layers. This reverse scaling has obvious positive implications for making inductors and transmission lines, especially in view of the well known lossiness of silicon substrates.
Passive Elements in CMOS We tum now to a concrete examination of the various passive elements that exploit scaling (reverse or otherwise Although comb capacitors can be, and have been, built in CMOS as well, fractal geometries have recenldy been employed to increase further the augmentation by the lateral electric field. The result is a welcome increase in the areal capacitance density. Additionally, reducing the flux coupled into the substrate reduces both bottom-plate parasitics and suppresses substrate loss (and noise coupling). An order of magnitude increase in capacitance density is possible, providing a "perfectly" linear capacitor option with a density intermediate between gate capacitance and conventional vertical MIM structures. Depending on the particular fractal geometry chosen, Q-frequency products in excess of 200GHz are readily achievable. In addition to the development of a new fixed capacitor, varactors with excellent characteristics have been developed recently in CMOS. In the past, varactors have been fashioned out of either a p+/n-well diode, or from a MOSFET gate capacitor biased near threshold. Both structures can exhibit capacitance tuning ratios on the order of 2, but also demonstrate poor Q (often well below 10), owing to high series resistance in the well and channel, respectively. Much higher Q values (or, more specifically, Q-frequency products) are possible if one violates some layout rules (without requiring additional process steps, however) to make an accumulation-mode MOS capacitor (see Figure 1 ). Operation of this MOS structure is near the flatband voltage, rather than near threshold. As a result, the conductivity of the channel is enhanced (on average), relative to the standard MOS gate capacitor, and Q improves greatly. One may obtain Q-frequency values of the order of 100-200GHz using multiple parallel-connected fingers of minimumlength devices. Capacitance tuning ranges approach 2:1 in the limit, and 1.6:1 to 1.8:1 in practice [5] .
n-well p-substrate/ From the foregoing, it is clear that capacitors in CMOS are generally satisfactory. Sadly, this statement does not apply as readily to inductors. As is widely appreciated, planar spiral inductors in CMOS technology have poor Q (generally below 10) because energy can couple into the lossy substrate in two ways. One mechanism simply involves capacitive coupling, where the inductor windings represent one plate, and the substrate acts as a lossy second plate. The loss due to this mechanism can be similar in magnitude to the conductor loss of the windings. A second loss mechanism involves eddy currents induced to flow in the substrate by the currents flowing in the inductor windings. The loss associated with this mechanism is especially serious at higher frequencies and with the heavilydoped substrates used in epi processes. Optimal design has been frustrated by the lack of accurate and simple analytical formulas, so Q values achieved in practice are typically widely distributed, with many falling considerably short of the (already unimpressive) maximum achievable values. By eliminating the lossy capacitance of the substrate, however, the patterned ground shield (PGS) simplifies the modeling enough to facilitate development of a simple optimization procedure, while reducing the amount of energy coupled into the substrate, thereby boosting Q [6] . Slots are cut in the PGS to prevent eddy currents from being induced in the grounded shield. These slots must be wide enough so that edge-to-edge capacitance does not inadvertently provide a path for circulating currents at high frequencies; this requirement is readily satisfied in practice.
The PGS acts as a low-loss pseudosubstrate as far as electric fields are concerned; the actual silicon substrate becomes largely irrelevant, at the expense of increased parasitic capacitance. When the inductor is used as part of a tank, this additional capacitance is not a serious problem, as it may be readily absorbed into the resonator. In any case, reverse scaling allows us to use interconnect layers that are an increasing distance away from the substrate, reducing this penalty with each successive generation. It is important to note, however, that the PGS is most effective at lower frequencies, and when the substrate is not heavily doped. When these conditions are satisfied, a doubling of resonator Q to near-GaAs values is an entirely realistic expectation. Unfortunately, epi processes with very heavily-doped substrates represent a sizable fraction of modern technology offerings. A typical substrate resistivity in such a process might be as low as lOmnQ-cm, corresponding to a skin depth of only 160gm at IGHz. Because substrates are certainly thicker, and desired operational frequencies often higher, than these values, the effect of eddy currents generally will be significant, and the PGS will be less (perhaps much less) effective. In such cases, a smaller, but still often substantial, improvement remains possible if the inductor diameter is reduced. Although this action ultimately exacerbates conductor loss, the reduction in eddy current loss will usually be larger, leading to a net increase in Q. This idea can be taken further by exploiting both the third dimension and reverse scaling. By building a vertically oriented solenoidal structure (or a stack of planar spirals) out of multiple layers, the overall diameter can be kept small without grossly increasing the conductor loss [7] . Combining this strategy with the PGS restores much of the lost Q typically encountered with epi processes. Although Q values of the order of 10 can hardly be considered large, they are often large enough to be useful, nonetheless.
It is also important to note that the patterned ground shield significantly reduces coupling through the substrate. Experiments reveal reductions of 20dB or more in the low-GHz frequency range, relative to conventional unshielded structures. The important implications of this improved isolation for mixed-signal implementations hardly require emphasis. The substrate problem also affects the design of on-chip transmission lines as well [8] . By using somewhat narrower conductor spacings than are common in other technologies, lateral flux increases, once again reducing the coupling of energy into the substrate. Using this approach, coplanar waveguides with attenuation of -0.3dB/mm at 50GHz have been demonstrated. This level of loss compares favorably with the 0.2dB/mm values achieved in GaAs. These lines are good enough to enable the fabrication of a K-band traveling-wave amplifier (23GHz unity-gain frequency), as well as a 17GHz traveling-wave oscillator in 0.18gm technology [9] . It is clear that, despite the lossiness of the typical CMOS silicon substrate, the large (and increasing) number of interconnect layers nonetheless makes it possible to build passive components whose properties are adequate (and, in some cases, excellent) for most RE applications.
Low [11] . However, the correlation coefficient also increases in magnitude at the same time. As is known from classical two-port noise theory, increases in correlation reduce NF [12] , offsetting the increases in y and 8 with increasing drain-source voltage, and with device scaling. Measurements on a number of LNAs built in a variety of technologies verify that the attainable noise figures are not very much worse than expected from long-channel theory [3] , [13] . For example less than a doubling of y explains the observed LNA NFs of [13] . Hence, one may indeed expect device noise figure to continue improving with scaling according to [12] : CMOS Mixers Perhaps the most common mixer topology in any IC technology is based on the Gilbert multiplier. This mixer performs multiplication in the current domain, and so must provide a voltage-to-current transformation of the incoming RF signal. The requirement for current switching is the direct result of the limitations of bipolar transistors: they can't switch voltages well. The high-quality switches available in CMOS offer an alternative implementation of mixers, thereby evading the noise and linearity degradation inherent in any V-I conversion scheme.
The CMOS ring mixer is hardly novel; its forbears extend back to copper oxide diode ring modulators developed for carrier telephony in the 1920s and 1930s. Successful GaAs MESFET implementations abound. In its simplest form, such a mixer appears as follows: RS/2 VRF RS/2 Figure 6 : CMOS ring mixer A key advantage of full integration is that the load at the IF port tends to be primarily capacitive in CMOS circuits. This may be exploited to provide considerably more freedom in sizing the switches than if a 50Q load must be driven. Achievable IP3 values are a function of device width. Larger widths result in lower values of switch resistance and thus improved linearity, but also increase the necessary LO power. For narrowband applications, the gate capacitors can be resonated out to reduce the required LO power. With only a few hundred gW of LO drive, IIP3 values in excess of lOdBm are routinely achieved. Another attractive attribute of this topology is the absence of any standing DC current, reducing headroom requirements to the bare minimum. It thus scales more gracefully than do Gilbert-based mixers as supply voltages diminish. Furthermore, one would expect that the absence of a DC bias current implies a similar absence (or at least a diminution) of I/fnoise as well. The small conversion loss of the commutating ring mixer is often tolerable, and can be readily compensated for in any case by the addition of a post-amplifier (whose design at IF is presumably easier than at RF). The noise figure, to a first approximation, is roughly equal to the power conversion loss.
Phase Noise of CMOS Oscillators There are two significant challenges in designing integrated CMOS oscillators. One is the relatively poor Q factor of spiral inductors, and the other is the large transistor l/f noise.
The latter is upconverted into close-in noise near the carrier. MOSFETs, like MESFETs, are surface-controlled devices and therefore are exquisitely sensitive to the trapping phenomena that give rise to I/fnoise. Until quite recently, the precise mechanism whereby this upconversion takes place was poorly understood. It was easy in such a circumstance to assume that the close-in phase noise of CMOS oscillators would always be hopelessly inferior. This assumption has been frequently used to dismiss "CMOS RF" as oxymoronic (or simply moronic). Fortunately, clearing up how this upconversion occurs has also pointed out the way to suppress it. To appreciate this new insight, it is necessary to revisit older theories of phase noise, identify hidden assumptions, then correct subtle (but important) errors. Let us begin by considering Leeson If the impulse happens to coincide with a voltage maximum (as in the upper plot), the amplitude increases abruptly by an amount AV= AQ/C, but the timing ofthe zero crossings does not change. An impulse injected at some other time generally affects both the amplitude and the timing of the zero crossings, as in the lower plot. We therefore see that the amount of phase disturbance for a given injected impulse depends on when the injection occurs; time-invariance thus fails to hold. An oscillator is therefore a linear, but (periodically) time varying (LTV) system. Because of linearity, the impulse response still completely characterizes the system. Noting that an impulsive input produces a step change in phase, the impulse response may be written as:
qmax where u(t) is the unit step. Dividing by qw',. the maximum charge displacement across the capacitor, makes the function I(x) independent of signal amplitude. r(x) is called the impulse sensitivity function (ISF), and is a dimensionless, frequency-and amplitude-independent function periodic in 27t. As its name suggests, it encodes information about the sensitivity of the system to an impulse injected at phase roOt.
In our example of the LC oscillator, r(x) has its maximum value near the zero crossings of the oscillation, and a zero value at maxima of the oscillation waveform. In general, it is most practical and accurate to determine r(x) through simulation, but there are also approximate analytical methods that apply in special cases [16] . Once the ISF has been determined (by whatever means), we may compute the phase displacement due to any disturbance through use of the superposition integral. A configuration that can satisfy the symmetry criterion is the following negative resistance oscillator (6): Figure 11 : Simple symmetrical negative-R oscillator By selecting the relative widths of the PMOS and NMOS devices appropriately to minimize the DC value of the ISF for each half-circuit, one may minimize the upconversion of l/f noise. Phase noise is also improved through a near doubling of oscillation amplitude that is possible over some range of bias currents. Through exploitation of symmetry, the l/J3corner can be dropped by orders of magnitude. As a result, a phase noise of -12ldBc/Hz at an offset of 600kHz has been obtained with on-chip spiral inductors at 1.8GHz, on 6mW of power in a 0.25gm technology [16] . This More recently, a 5GHz HIPERLAN receiver with -5dB NF at <45mW in a 0.25gm technology has also been demonstrated. Part of the reason for the good performance at low power consumption is the use of injection-locked oscillators as sub-mW frequency dividers [17] .
Finally, as CMOS continues to scale, it is not altogether ridiculous to speculate about its possible use in millimeterwave applications. Using low-loss coplanar transmission lines, a distributed amplifier with 23GHz unity-gain bandwidth and a 17GHz distributed oscillator have been constructed. All of these developments have been augmented by microwave-compatible ESD structures and constant-gm biasing for process independence, finally removing the technical bafflers to acceptance of CMOS as a viable RF technology. Summary The dual trends of shrinking transistor feature sizes, and reverse scaling of interconnect have solved the most serious problems, allowing digital CMOS to perform well in the RE regime. With the single exception of power amplifiers (due to the ever-diminishing breakdown voltages), all of the critical components and building blocks of transceivers in the low-GHz range of frequencies can be built out of ordinary CMOS layers. And, as these scaling trends (both forward and reverse) continue along well-established trajectories, performance will only improve, assuring a steady transition to industry from universities.
